9727329218

PTOL-413A (07-07)
Approved for use through 09/30/2007, OMB 0851-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Applica	nt Initiated Intervi	ew Request F	orm		
Application No.: 10/840,125 Examiner: Sara W. Crane	First Named Applica Art Unit: 2811	nt: Ting Status of App	lication: Fina	1 Rejection	
Tentative Participants: (1) Mary Adams-Moe	(2)			RECEIVED CENTRAL FAX CEN	NTE
(3)	(4)			AUG 2 7 200	07
Proposed Date of Interview: 8/2	7/07-9/7/07	Proposed Ti	me: Open	(AM/PM)	
Type of Interview Requested: (1) [X] Telephonic (2) [] Per		o Conference			e e fadeg
Exhibit To Be Shown or Demons If yes, provide brief description:	trated: [] YES	[×] NO		_	
	Issues To Be Di	scussed	_		
Issues Claims/ (Rej., Obj., etc) Fig. #s	Prior	Discussed	Agreed	Not Agreed	
(1) New matter obj.	Art	[]	[]	[]	
(2) 112 rej.		[]	[]	[]	
(3)		[]	[]	[]	
(4)		[]	[]	[]	
Brief Description of Arguments	to be Presented:				
All matter was included in	Specification as file	đ.			
An interview was conducted on the NOTE: This form should be completed (see MPEP § 713.01). This application will not be delayed interview. Therefore, applicant is a as soon as possible.	leted by applicant and subr from issue because of appl dvised to file a statement of	nitted to the exam icant's fallure to s f the substance of	ubmit a writte	record of this 37 CFR 1.133(b))	
Applicant Applicant's Representative Mary Adams - Moe Typed/Printed Name of Applican 57,883 Registration Number, if	t or Representative	EXH	innei/31 E 31g		

This collection of information is required by 37 CFR 1.133. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 21 minutes to complete, including gathering, preparing, and submitting the complete deplication form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO TRIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

RECEIVED CENTRAL FAX CENTER

AUG 2 7 2007

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application: \$
Notched Spacer for CMOS translators. \$

9727329218

Application No.: 10/840,125 § Group Art Unit: 2811

Filed: 05/06/2004 § Examiner: Crane, Sara W

Inventor: § Attorney Docket No.:

Steve Ming Ting § TSM03-0945

AGENDA FOR TELEPHONE INTERVIEW

Dear Examiner Crane,

I would like to schedule a phone interview with you concerning application number 10/840,125. I have recently been assigned this file. I would like to propose the following amendments as discussion points.

Paragraph 25

As illustrated in FIG. 1e, the portion of the first dielectric layer 126 (FIG. 1d) located under the notched-spacer masks 130 is removed due to the isotropic etch process, thereby creating a notched spacer. The width of the notch will be dependent upon the thickness of the first dielectric layer 126 and the notch height may be controlled by varying the etch duration. Furthermore, FIG. 1e illustrates the situation in which the first dielectric layer 126 is removed completely to the gate electrode 122. In other situations, the portion of the first dielectric layer 126, located under the notched-spacer masks 130 may remain on the side of the gate electrode 122, because of the inherent property of the isotropic etch to clear the thickest portion of dielectric layer 126 last. This Leaving a thin dielectric layer 126 on the lower portion of the side of the gate electrode 122 may be desirable, for example, when it is preferred to control the depth and angle of the implant or to protect the gate electrode 122 or gate dielectric 120 from damage during the etching process or other processes.

Claim 16

A method of forming a semiconductor device, the method comprising:

forming a gate electrode on a substrate, the substrate having a first conductivity

type;

forming a notched spacer comprised of a single homogenous layer alongside the gate electrode, wherein a lower portion of the notched spacer is thinner than an upper portion of the notched spacer;

performing a first ion implant wherein only the gate electrode and the notched spacer act as masks during the first ion implant, the first ion implant using ions of the first conductivity type; and

performing one or more second ion implants using ions of a second conductivity

type.

I will adjust my schedule to any time that is convenient for you. Please confirm an acceptable time.

Thank-you, Best Regards, Mary

> Mary Adams-Moc Reg. No. 57,883 Slater & Matsil L.L.P. 17950 Preston Road Dallas, TX 75252 (972) 732-1001